ESD / EOS 관련 이야기가 막 나오니깐..
패쓰파인더라는 툴이야기가 나오네.
ESD는 기존의 관련 글 참고 : ESD Test - HBM,MM,CDM (http://ts.devbj.com/425)
ANSYS (자회사 Apache) 에서 나오는 Pathfinder . 정보는 일단 간단한 코멘트와 저장을 해 두어야 나중에 가치가.
https://www.apache-da.com/products/pathfinder
ANSYS PathFinder is an electrostatic discharge (ESD) planning, verification and sign-off solution for full-chip SoC and IP designs. It is applied in layout and circuit-level analysis to identify and isolate design issues that can cause chip or IP failure from charged-device model (CDM), human body model (HBM) or other ESD events. A number of foundries have certified the technology for its ability to perform accurate interconnect parasitic extraction, ESD simulation and electromigration (EM) or current-density rule handling.
짤방은 ESD simulation model 그림. <-- 그냥 그림으로 보자. 죽자고 파고 들지 말고 ㅎㅎ
'IT > ASIC | FPGA' 카테고리의 다른 글
Process-Voltage-Temperature (PVT) Variations and Static Timing Analysis (0) | 2017.05.26 |
---|---|
[전자] EOS / ESD - 기초 지식 (0) | 2017.05.25 |
[기초] Layout effect - WPE, PSE, LOD, OSE, LPC (0) | 2017.03.31 |
[기초] What is Tape out? (0) | 2017.03.31 |
Shmoo Plot, Shmoo Hole 에 대한 간단한 설명 (0) | 2017.03.21 |