Timing sign-off corner
Let us say, each minima/maxima in cell characteristics as ‘PVT corner’ and net characteristics as ‘extraction corner’. Each combination of PVT extraction corners is referred to as a ‘timing corner’ as it represents a point where timing will be extreme.
http://vlsiuniverse.blogspot.kr/2014/01/timing-corners-dimensions-in-timing.html
'IT > ASIC | FPGA' 카테고리의 다른 글
| Free Cortex-M processors for Xilinx FPGAs (0) | 2018.10.11 |
|---|---|
| Triple-Speed Ethernet Intel® FPGA IP Core (0) | 2018.10.04 |
| ASIC, SoC, 반도체, 설계 관련 글 모음 (1) | 2017.07.18 |
| PV - Physical verification / DRC, LVS, ERC, DFM (0) | 2017.06.30 |
| [기초] MOS 기본 이해 (0) | 2017.06.30 |
