Triple-Speed Ethernet Intel® FPGA IP Core
The Triple-Speed Ethernet Intel® FPGA IP core consists of a 10/100/1000 Mbps Ethernet media access control (MAC) and physical coding sublayer (PCS) intellectual property (IP). This IP function enables Intel FPGAs to interface to an external Ethernet PHY device, which interfaces to the Ethernet network.
지원 가능한 보드 정리
- Intel® Cyclone® 10 LP FPGA Evaluation Kit
A. $99.95
B. Intel Cyclone 10 LP FPGA
i. P/N: 10CL025YU256I7G with 25K LEs
C.
- Intel® Cyclone® 10 GX FPGA Development Kit
A. $1,200
B. Intel Cyclone 10 GX FPGA
i. P/N: 10CX220YF780E5G with 220K logic elements (LEs)
C.
A.
from Terasic (https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=167&No=1081)
'IT > ASIC | FPGA' 카테고리의 다른 글
반도체 전시회 - SEDEX Korea 2018 (0) | 2018.10.24 |
---|---|
Free Cortex-M processors for Xilinx FPGAs (0) | 2018.10.11 |
Timing sign-off corner (0) | 2017.08.07 |
ASIC, SoC, 반도체, 설계 관련 글 모음 (1) | 2017.07.18 |
PV - Physical verification / DRC, LVS, ERC, DFM (0) | 2017.06.30 |